Skip to Main Content
IBM Z Software


This portal is to open public enhancement requests against IBM Z Software products. To view all of your ideas submitted to IBM, create and manage groups of Ideas, or create an idea explicitly set to be either visible by all (public) or visible only to you and IBM (private), use the IBM Unified Ideas Portal (https://ideas.ibm.com).


Shape the future of IBM!

We invite you to shape the future of IBM, including product roadmaps, by submitting ideas that matter to you the most. Here's how it works:

Search existing ideas

Start by searching and reviewing ideas and requests to enhance a product or service. Take a look at ideas others have posted, and add a comment, vote, or subscribe to updates on them if they matter to you. If you can't find what you are looking for,

Post your ideas
  1. Post an idea.

  2. Get feedback from the IBM team and other customers to refine your idea.

  3. Follow the idea through the IBM Ideas process.


Specific links you will want to bookmark for future use

Welcome to the IBM Ideas Portal (https://www.ibm.com/ideas) - Use this site to find out additional information and details about the IBM Ideas process and statuses.

IBM Unified Ideas Portal (https://ideas.ibm.com) - Use this site to view all of your ideas, create new ideas for any IBM product, or search for ideas across all of IBM.

ideasibm@us.ibm.com - Use this email to suggest enhancements to the Ideas process or request help from IBM for submitting your Ideas.

Status Not under consideration
Categories z/TPF
Created by Guest
Created on Apr 26, 2017

Optimize macro trace and function trace buffer allocation

Could IBM review the effect of trace buffer allocation on system performance?
Currently both the macro trace and function traces are split between regular and extended buffers, so any update requires access to storage in two different cache lines.
By combining both regular and extended buffers they would fit into a single 256 cache line buffer:
macro trace function trace
regular buffer size 96 128
extended buffer size 120 136
Total 216 264
Less 8 byte linkage ptr 208 256

This calculation works because each regular trace buffer has an 8 byte area reserved for the address of its extended trace buffer, removing this storage means the current function trace data would fit exactly in a 256 cache line buffer.

The current zSeries CPU hardware places great importance on efficient use of L1, L2 and L3 cache so this suggestion might be worth testing?

Idea priority Medium
  • Guest
    Reply
    |
    May 8, 2017

    IBM does not intend to implement this request. Combining both regular and extended buffers may cause a performance impact. If the extended trace options are not always on then overhead occurs which causes a performance impact. The regular and extended buffers were purposely separated for performance reasons.